

V-band MMIC LNA using Superlattice-Inserted InP Heterojunction FETs

A. Fujihara, H. Miyamoto, K. Yamanoguchi, E. Mizuki, N. Samoto and S. Tanaka

Photonic and Wireless Devices Research Laboratories, NEC Corporation

9-1, Seiran 2-Chome, Otsu, Shiga 520-0833, Japan

Phone: +81-77-537-7688 FAX: +81-77-537-7689

e-mail: a-fujihara@cp.jp.nec.com

Millimeter-wave InP heterojunction FETs (HJFETs) with excellent low-noise performance have been developed. The HJFET features Schottky barrier layer with AlAs/InAs superlattice (SL) structure for improved thermal stability. Using the device technology, a V-band MMIC low-noise amplifier (LNA) exhibited a record noise figure (NF) of 2.0 dB at 60 GHz.

LNAs are key components in millimeter-wave systems. InP-HJFETs are attractive for these applications because of their superior noise performance at millimeter-wave frequencies compared to GaAs-based HJFETs. However, their reliability issues related to fluorine diffusion have been the main concern in applying the devices to practical systems [1]. In previous reports, we have demonstrated an InP-HJFET technology with improved thermal stability by using the SL structure in a Schottky barrier layer as well as Mo-based gate and ohmic electrodes [2][3]. However, the effect of the SL on parasitic resistance such as source resistance (R_s) has yet to be clarified since a minimum NF (NF_{min}) of the HJFET strongly depends on R_s . In this paper, we show that the SL-inserted HJFET is applicable to millimeter-wave MMICs with little effect on low-noise performance.

Figure 1 shows the cross section of the developed InP-HJFET. The epitaxial layers are lattice-matched to InP except for the AlAs/InAs SL layers. The SL structure serves as a diffusion barrier against fluorine atoms, which otherwise passivate Si donors in the InAlAs donor layer [1]. To further improve thermal stability, both gate and ohmic electrodes were formed using Mo.

Source resistance (R_s) of FETs is one of critical parameters which determine the noise performance. Figure 2 shows resistance network for R_s in two-layer TLM analysis. To analyze the influence of the Schottky barrier layer structure on R_s , we computed barrier resistance ρ_{12} by solving the Schrödinger equation and the Poisson equation in a self-consistent manner. It was found that the doping density (N_d) of the donor layer has much greater impact on ρ_{12} than the SL structure. We obtained the optimum N_d value of $4 \times 10^{12} \text{ cm}^{-2}$ by considering the trade-off between the source resistance and gate leakage current. The resulting R_s of $\sim 0.2 \Omega \text{ mm}$ met our design goal of low-noise FETs for V-band applications.

Figure 3 shows the typical DC characteristics of the HJFET with $0.1 \mu\text{m}$ -gates. The HJFET exhibited an extrinsic g_m of 900 mS/mm due to low R_s with a reasonable threshold voltage of $\sim -0.5 \text{ V}$. It also showed a reasonably high gate-drain breakdown voltage of 8 V due to moderate doping of the donor layer, current gain cut-off frequency of 200 GHz and a minimum NF (NF_{min}) of 0.55 dB (@ 26 GHz).

A three-stage CPW MMIC LNA was designed and fabricated using the developed InP-HJFET. Figure 4 shows the LNA circuit. Figure 5 shows the chip photograph. The chip size is $1.1 \text{ mm} \times 2.5 \text{ mm}$. A gate width of $80 \mu\text{m}$ ($40 \mu\text{m} \times 2$) was employed in order to minimize the NF_{min} and input matching network loss. MIM capacitors and epi-film resistors were used. The first two stages were matched for low noise. On-wafer noise measurement was carried out from 56 to 64 GHz . As shown in Fig. 6, the LNA exhibited an extremely low NF of 2.0 dB with 22.1-dB gain at 60 GHz . To the best of our knowledge, this is a record noise performance as MMIC LNAs using CPW design.

In summary, we have developed reliable InP-HJFETs with excellent low noise performance. The device technology was applied to a V-band MMIC LNA which exhibited an NF of 2.0 dB , the lowest NF ever achieved using CPW circuit at the frequency band.

REFERENCES

- [1] N. Hayafuji et al., Appl. Phys. Lett., pp. 863-865, 1995
- [2] A. Fujihara et al., Proc. IPRM'96, part II, pp. 22-23, 1996
- [3] A. Fujihara et al., MTT-S Digest, pp. 21-24, 2000




Fig. 1: Cross section of the HJFET.




Fig. 2: Resistance network for R_s of the HJFET.




Fig. 3: Typical DC characteristics of the HJFET.




Fig. 4: The three-stage V-band LNA circuit.




Fig. 5: Photograph of the three-stage V-band LNA.




Fig. 6: Noise-performance of the LNA using the HJFETs at V-bands. Circles represent measured data. Broken lines represent simulated data.